Please use this identifier to cite or link to this item:
Title: A novel asynchronous first-in-first-out adapting to multi-synchronous network-on-chips
Authors: Nguyen, Thi Thuy
Tran, Xuan Tu
Keywords: Asynchronous sequential logic;Asynchronous FIFO;Queueing network;Network architecture
Issue Date: 2015
Publisher: IEEE Computer Society
Citation: Scopus
Abstract: The integration of a variety of IP cores into a single chip to meet the high demand of new applications leads to many challenges in timing issues, especially the interface between different clock domains. Globally Asynchronous, Locally Synchronous (GALS) approach addresses these challenges by dividing a chip into several independent subsystems working with different clock signals. In multi-synchronous Network-on-Chip (NoC) based on GALS architecture, the network routers run with different frequencies, so the problem is how to transfer data safely and efficiently between them. In order to build a synchronization unit to tackle this problem, in this paper, we propose a novel efficient asynchronous First-In-First-Out architecture targeting to multi-synchronous NoCs. Token ring structure, register-based memory, and modified Asynchronous Assertion-Synchronous De-assertion techniques are applied to improve the performance of the proposed asynchronous FIFO. After simulating and verifying the design, we have implemented our asynchronous FIFO architecture with CMOS 180nm technology from AMS. Implementation results are analyzed and compared with previous works to show the strong points of our design.
Description: International Conference on Advanced Technologies for Communications, Volume 2015-February, 17 February 2015, Article number 7043413, Pages 365-370, 2014 7th International Conference on Advanced Technologies for Communications, ATC 2014; Hanoi; Viet Nam; 15 October 2014 through 17 October 2014
ISSN: 21621039
Appears in Collections:Bài báo của ĐHQGHN trong Scopus

Files in This Item:

  • File : 153. A novel asynchronous first-in-first-out adapting to multi-synchronous network-on-chips.pdf
  • Description : 
  • Size : 1.2 MB
  • Format : Adobe PDF

  • Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.